Scanning capacitance microscopy was used to study the cross section of an operating p-channel MOSFET. We discuss the novel test structure design and the modifications to the SCM hardware that enabled us to perform SCM while applying dc bias voltages to operate the device. The results are compared with device simulations performed with Davinci.
Introduction
As critical MOSFET dimensions have decreased, a need for high-resolution two-dimensional (2D) dopant profiling techniques has emerged. Scanning capacitance microscopy (SCM) has attracted considerable attention in response to this need because of its ability to measure 2D free carrier profiles with nanometer-scale resolution (I) . While there is a large body of work using SCM to measure profiles of MOSFET devices, these studies have been limited to structures without independent electrical access to the device regions (source, drain, gate, and well), rendering them non-operational. In this work, we describe SCM measurements of a novel MOSFET test structure while gradually biasing the device from off to on. The evolution of the SCM images as a function of operating bias provides insight into changes in the channel region during MOSFET operation. The results are compared with device simulations of the free carrier concentration.
Results and Discussion
The sample used in this study is shown in Fig. 1 . The die containing the test structure was mounted on a cut 16-pin dual-in-line package (DIP) with bond wires connecting the transistor to the package leads [ Fig. l(a) ]. The cross sections were polished with diamond-coated disks with incrementally decreasing particle size, followed by a final polish with commercial chemical mechanical polishing (CMP) slurries to obtain a finished surface with nominal RMS roughness on the angstrom level. The as drawn transistor width-to-length ratio ( W L ) was 100 pm/0.6 pm [ Fig. l(b) ], minimizing the polish constraints by providing a greater distance to obtain the finished surface. The devices were fabricated at Sandia National Laboratories in a 5 V, 0.5 pm (effective channel length) CMOS technology that uses shallow trench isolation and CMP-planarization (2). The p-channel transistor was built in a retrograde n-well with a surface concentration of -3~1 0 '~ and has a 13 nm thermally grown gate oxide.
In SCM, an ac voltage is applied between the tip of an atomic force microscope (AFM) and a semiconducting sample, forming a small MOS capacitor. The ac bias voltage (dV) induces a capacitance variation ( d o , which is measured using a high-frequency resonance circuit and is a direct measure of the local carrier concentration (3). In the standard SCM configuration, the tip is grounded while applying the ac bias to the entire sample, thus shorting out the device and prohibiting the use of dc bias voltages for MOSFET operation. In this study, the SCM hardware (Digital Instruments D5000 AFM with SCM capabilities) was modified to allow the application of the ac bias directly to the tip, as shown in the schematic diagram in Fig. 2 . This permitted electrical access to the separate device regions so that dc bias voltages could be used to operate the transistor while simultaneously acquiring an SCM image. During SCM measurements, a model HP 4145 semiconductor parameter analyzer was used to supply the dc power for the device (Fig. 2) , as well as to monitor the drain and gate currents. These measurements were critical to ensure that the SCM measurements were of a properly functioning device. Polish
Step # at a gate voltage of 1 V (drain voltage, VD = -0.1 V, and source and well voltages, Vs = Vw = 0 V), where the device is off, as a function of polishing step. Starting with the prepolished sample (step #I), the drain current remained in the sub-picoampere range after polishing with disks coated with particle sizes ranging from 15 pm (step #2) down to 1 pm (step #6). Once the cross section was exposed (steps #7 anal #8), the current increased into the nanoampere range. This is, the result of scratches in the device cross section, from the relatively large polishing particles, which form chargetrapping centers. Removing the scratches in the surface a1 the final polish step brought the drain current back down to the sub-picoampere range. The only I-V characteristic affected by cross sectioning was a small decrease in the drive current, which is proportional to the decrease in transistor width caused by cutting into the device.
To .evaluate the impact of cross sectioning the device, current-voltage curves (drain current, ID, vs. gate voltage, V,) were recorded before and after polishing. We previously reported that the only change observed was an increase in leakage current, presumably due to conduction across the exposed edge of the device (4). However, the increase in leakage current can be minimized through careful polishing. This i s demonstrated by a study where I-V curves were recorded after each step in the polishing procedure, and the results are shown in Fig. 4 . The plot shows the drain current 
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836-IEDM 99 In our earlier work, we performed SCM on a biased pchannel transistor with the drain held at -3 V while sweeping the gate voltage (4). The analysis of the results was clouded by the interaction of the large drain bias with the ac signal applied to the tip. In this study, we have held the drain bias at -0.1 V to minimize the impact on the results and to operate the device in the linear region. The I-V characteristics of the sample was monitored in situ; the curve in Fig. 5 was taken point-by-point while acquiring a series of SCM images and shows I-V behavior consistent with curves taken before running SCM. Note the high leakage current during this experiment (3 x lo-* A at V , = 0 V) compared with the data in Fig. 4 (5 x losJ3 A) for a freshly cross-sectioned device.
The leakage current has been consistently observed to increase after taking several SCM images. This is possibly the result of sample charging or local oxidation initiated by the, biased tip while acquiring SCM images (5). Exposing cross-sectioned samples to air in the absence of a tip, for periods comparable to what a series of SCM experiments would take, did not show a significant increase in leakage current. We are currently performing studies to evaluate the impact of the leakage current on SCM images.
The sequence of SCM images in Fig. 6 corresponds to the locations on the I-V curve of A narrow band just beneath the gate can be seen linking the source and drain. In addition, the curved regions of the .source and drain, which originally terminated perpendicular to the gate oxide, begin to lengthen towards one another. As seen in Fig. 5 , these images were taken in the regime where the device was beginning to switch on, near the threshold voltage. Finally, by -3.5 V the device was operating above threshold (Fig. 5) , and the region beneath the gate formed a continuous path of conduction between the source and drain, as shown in Fig. 6(d) .
To help interpret the SCM images in Fig. 6 , free carrier simulations were performed for the same biasing, conditions using the three-dimensional (3D) device simulator, Davinci. 
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IEDM 99-837 transistor, plotting the net free carrier concentration in the device. Note that there is not a one-to-one relationship between the dC/dV image produced by SCM and the simulated free carrier concentration, but the general characteristics are similar. The regions outlined by low carrier concentration in Fig. 7(a) show the same shape as the bottom bright bands in Fig. 6(a) , delineating the zero-bias depletion regions. Under strong inversion conditions, the region of low net carrier concentration in Fig The changes in dUdV signal in the channel region of the SCM images from Fig. 6 are shown more clearly in Fig. 8 . Each curve shows the sensor output along a line drawn through the channel, as shown in Fig. 6(d) , for the SCM series in Fig. 6 . The dashed line marks the location of the Si02/Si interface, separating the gate oxide from the n-well, and is also the zero point reference in the distance scale on the horizontal axis. Curve (a) in Fig. 8 shows the dC/dV response before the device was turned on, at a gate voltage of zero. As the gate voltage was increased to intermediate values, an increase in the sensor output just beneath the gate oxide was observed, resulting in the peak seen in curves (b) and (c) at VG = -1.2 V and -1.5 V, respectively. This peak was not observed at VG = 0 V and, because the drain current began to increase under these conditions, it most likely indicates the presence of carriers in the channel region. The final curve (d) shows the channel region when the device was switched on; the additional peak is from the depletion region spanning between source and drain beneath the path of conduction, shown in Fig. 6(d) .
Summary
We have begun to use SCM to study the dynamics of MOSFET operation by imaging the cross section of a biased p-channel device. By modifying the typical approach to SCM, we were able to observe the formation of a conducting path between the source and drain, demonstrating the promise of SCM as a method for studying device physic!;. We have also shown that exposing the cross section of a device does not have a severe impact on the I-'V characteristics, provided that the final polish step is done carefully. Free carrier simulations obtained using Davinci were able to capture some of the general features seen in tb: SCM measurements. However, simulations that address the three-dimensional interaction of the tip will be essential to fully interpret and quantify these measurements (3, 9) .
